Building Demanding Hard Real-Time Systems with Software Thread Integration



JCESR

Shobhit Kanaujia, Benjamin Welch, Adarsh Seetharam, Deepaksrivats Thirumalai, Alex Dean *alex_dean@ncsu.edu* Center for Embedded Systems Research Department of Electrical and Computer Engineering North Carolina State University www.cesr.ncsu.edu/agdean/stiglitz

1

Compile to Eliminate Context Switches Where They Limit Performance

- Create efficient implicitly multithreaded (integrated) functions
- Use a compiler at design time to create the functions (compile for low-cost concurrency)
- Build the task/function scheduling decisions into the scheduler (if used) or the ISRs

Break down the barrier between **task scheduling** (scheduler and dispatcher) and **instruction scheduling** (compiler)

Hardware to Software Migration

- What is it?
 - Replacing hardware components with software functions on a conventional CPU (uniprocessor)
- Why do it?
 - Custom HW is too expensive unless production volume is high (1M\$ mask set)
 - Cost, size, reliability, weight, power
 - Function availability, time to market, field upgrades
- Who does it?
 - Everyone
- Why do they hate it so passionately?
 - Code in assembler and it takes forever to develop
 - Tools are real-time-ambivalent
 - Code in C and you can't get decent performance, but you finish coding sooner
 - Slow context switches and scheduling
 - Tools are real-time-oblivious







- Efficiency improved in two dimensions
 - Integrated threads more efficient, can use slower processor
 - Integration process automated, can improve time to market
- Simplifies hardware to software migration (HSM)

Thread Representation



- CDG's hierarchical structure simplifies integration
 - Vertical = conditional nesting, Horizontal = execution order
 - Summary information at each level
- Our *Thrint* back-end compiler operates on CDGs of host, guest threads
 - Annotates host with execution time predictions.
 - Moves guest code into host, enforcing ctl/data/time dependencies
 - Find gap, or else descend into subgraph
 - Have code transformations to handle conditionals & loops

Thrint



What About Interrupts And Other Short-Laxity Tasks?



What about Frequent Guests and Long Hosts?

- What if much of the idle time comes from short guest threads which run often?
- Amount of idle time in one instance of guest is not sufficient for the entire host thread to complete.
- Guest triggers before the previous integrated version finished.
- Solution
 - Break host thread into Second guest instance arrives segments which fit into before the idle time and integrated thread finished execution guest in multiple times Guest Period

Guest

Execute host one segment at a time Host



Resulting Expansion of STI Design Space

-axity for

- Loosened the constraints on response time and idle time characteristics
- Now able to handle more demanding real-time applications



NC STATE UNIVERSITY **HSM Application Target:** Video Signal Generation with STIGLitz





- Goals
 - Generate monochrome NTSC video refresh signal very cheaply
 - Also provide high-speed (115 kbps) serial I/O
 - Use software on a low-cost 20 MHz processor assisted by simple, cheap hardware
 - \$3 20 MHz 8 bit Atmel AVR MCU (128kB ROM, 4kB RAM)
 - 64k x 8 SRAM
 - Two 4-bit shift registers
 - Two 4-bit clock dividers
 - One hex inverter ٠
 - Four-resistor DAC

NTSC Signal: Idle Time Distribution





- Display refresh (pump out byte of video every 800 ns) has a hard realtime requirement
- Idle time between pixel-banging of video refresh accounts for 75% of CPU time during video data portion, 59% overall
- Reclaim that idle time by running integrated threads which refresh display and render graphics primitives simultaneously (time too short for context switch)

Software Architecture



Steps in STI: Source Code Preparation

- Structure program (C) to accumulate work to perform in integrated functions
- Write functions (C) to be integrated
- Compile to assembly code, partitioning register file for functions to be integrated (-ffixed)

Steps in STI: Analysis and Integration Planning

- Parse assembly code to form CFG and then CDG
- Perform tree-based static timing analysis
- Pad away timing variations from conditionals with nops or nop loops
- Perform basic data-flow analysis to identify loop-control variables and possibly iteration counts
- Compare duration of guest functions with maximum allowed latency for ISRs and other short-laxity host tasks
 - Create polling servers to handle these as needed
- Compare duration of host functions with amount of idle time time in guest functions, considering minimum period for guest
 - Break long host functions into segments which fit into guest functions' idle time minus polling servers minus two context switch times.
- Define target times for regions in guest code which are time-critical

Steps in STI: Integration WHICH REFERENCES TO ADD? Note: conditionals have been padded away previously

- Single guest events
 - Move guest code to execute at proper times within host code
 - Replicate guest code into conditionals
 - Split and peel loops and insert guest code
 - Guard guest code within loop to trigger on given iteration
- Looping guest events
 - Peel off guest function loop iterations which don't overlap with host loops
 - Integrate as single guest events
 - Fuse loop iterations which do overlap
 - Fuse loop control tests
 - Unroll loop to match idle time in guest loop with work in host loop
 - Create clean-up loops to perform remaining iterations
- Redo static timing analysis and verify correct timing
- Recreate assembly file
- Compile, link, download and run!

Threads and Integration



- Timing Analysis
 - 63.5 us per scan line:
 - Line counting and other overhead:
 - Dispatcher and context switching:
 - Time for UART polling servers:
 - Remaining time per line refreshed:
 - Integrate 650 cycles of a host function per segment

Integrated functions with polling servers

1270 cycles -200 cycles -275 cycles -132 cycles ~650 cycles

New Utilization of Processor



Performance Improvement and Code Expansion





Conclusions

- Enlarging the application space for STI
 - Low-laxity threads (and ISRs)
 - Frequent, short guest threads
- Demonstrated by integrating STIGLitz with video generation:
 - In use in NCSU's Embedded System Design course.
 - For more information look at our upcoming December 2003 Circuit Cellar magazine.
 - Can download source code and PCB design from www.cesr.ncsu.edu/agdean/stiglitz
- Thank you

Appendices

Detail:

Register File Partitioning vs. Performance

- Problem: STI requires that integrated threads share the register file
- Trade-off:
 - Code compiled to fit into fewer registers switches contexts faster
 - Dispatcher switches contexts roughly every 900 cycles
 - Two context switches for one register take 12 cycles
 - Code compiled to fit into fewer registers runs slower
 - More variables must remain in memory
- Goal: Squeeze pre-integrated threads into as few registers as practical
- Method: Determine sensitivity of the host threads' execution time to the number of registers available
 - Divide AVR registers into three classes:
 - Pointer registers (r26-r31)
 - Immediate-operand capable registers (r16-r25)
 - Other registers (r0-r15)
 - Analyze DrawSprite, DrawLine, DrawCircle functions
 - Limit registers available to the register allocator through gcc's -ffixed option.
 - Measure execution time using an on-chip timer/counter

Results

• Measurements

- DrawLine and DrawCircle not very sensitive
- DrawSprite very sensitive
- Strange speed-up when excluding one pointer register
- Design decisions
 - DrawLine and DrawCircle
 - Exclude eight "other" registers and two pointer registers
 - Use 22 registers
 - Each context switch: 132 cycles
 - DrawSprite
 - Exclude only one "other" register and two pointer registers
 - Use 29 registers
 - Each context switch: 174 cycles

Draw_Circle Sensitivity to Register Exclusion



Draw_Line Sensitivity to Register Exclusion





Code Size





Software Thread Integration Publications

- Welch, B., Kanaujia, S., and Dean, A. "Extending STI for Demanding Hard Real-Time Systems," 5th International Symposium on Compilers, Architecture and Synthesis for Embedded Systems, San Jose, CA, October 2003
- So, W. and Dean, A. "Procedure Cloning and Integration for Converting Parallelism from Coarse to Fine Grain," *Seventh Workshop on Interactions between Compilers and Architectures (INTERACT 7)*, February 1, 2003
- Dean, A. "Compiling for Concurrency: Planning and Performing Software Thread Integration," 23rd IEEE Real-Time Systems Symposium, Austin, TX, December 3-5, 2002
- Dean, A. "Software Thread Integration for Hardware to Software Migration," Doctoral Dissertation, Carnegie Mellon University, Pittsburgh, PA, May 2000
- Dean, A., Shen, J. P. "System-Level Issues for Software Thread Integration: Guest Triggering and Host Selection," *Real-Time Systems Symposium*, Phoenix, AZ, December 1-3, 1999
- Dean, A., Grzybowski, R. R. "A High-Temperature Embedded Network Interface Using Software Thread Integration," *Second International Workshop on Compiler and Architecture Support for Embedded Systems*, Washington, D.C., October 1-3, 1999
- Dean, A., Shen, J. P. "Techniques for Software Thread Integration in Real-Time Embedded Systems," *Real-Time Systems Symposium*, Madrid, Spain, December 2-4, 1998
- Dean, A., Shen, J. P. "Hardware to Software Migration with Real-Time Thread Integration," *EuroMicro Conference: Workshop on Digital System Design*, Vasteras, Sweden, August 25-27, 1998
- Dean, A., Shen, J. P. "Thread Integration for Error Detection and Performance," *3rd IEEE International On-Line Testing Workshop*, Crete, Greece, 1997
- More information and soft copies of above: http://www.cesr.ncsu.edu/agdean